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Abstract 
Optimizing power amplifier (PA) efficiency has the added advantages of reducing size 
and weight, increasing reliability and operation time of radio transmitters. 
At low frequencies, Class-E power amplifier (PA) demonstrates a drain efficiency close 
to 100%. Desirable features of Class-E PA includes, but not limited to a priori 
designability, high tolerance to circuit variations and excellence overall linearity. 
Previous analysis on Class-E circuit has been carried out in time domain. Technically 
speaking, lack of general analysis methods that are compatible with microwave 
conventions and robust enough to adapt to new load-network topology are the major 
obstacles hindering the development of microwave Class-E PA. 
In this project, a general analysis method based on harmonic balance concept has been 
developed. The analysis method is capable of analyzing an arbitrary Class-E circuit 
independent of load-network topology choice and method of implementation. Class-E 
concept has been re-expressed in frequency domain and combined with the idea of 
harmonic tuning towards high frequency high efficiency amplification. Direct 
optimization is made possible by exploiting the gradient information embedded within 
the special structuring of the new formulation. Four solid-state power amplifiers were 
constructed to illustrate the simple design procedure. State-of-the-art efficiency of over 
80%-90% have been achieved at L band and C band. This work lay the foundation to 
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作的固態PA，而他們皆展示出超過80% - 90%之超高效率。本文對未來E類PA 
之發展奠下重要基礎。 
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Chapter 1 Introduction 
Radio communication system transmits information between two points by means of an 
electrical signal. Radio signal encounters attenuation as it propagates through the 
transmission media. For reliable recovery of the original signal at the receiver side, the 
transmitter must pump the radio signal to a proper power level for transmission before it 
is buried below the noise floor. Power Amplifier (PA) is invariably the last stage in the 
amplifier chain for this power pumping purpose. Therefore, power level at this stage is at 
its maximum, which also makes power amplifier the dominant power consumer in a 
communication system. 
Power amplifier efficiency is thus the key figure of merit to optimize. By increasing the 
amplifier efficiency from 50% (maximum efficiency for Class-A PA) to 90% (typical for 
Class-E PA at low frequencies), the dissipated heat reduced by a factor of nine for the 
same output power level. Hence, heat sink requirements can be greatly relaxed, which 
results in compact and lightweight power module. Reduction of dissipated heat has the 
added advantage of lowering the junction temperature rise, thereby decreasing the 
transistor failure rates and increasing the reliability of the power module as a whole. This 
together with the requirements to provide operability over extended period of time for 
battery powered transmitters have placed heavy premium for amplifier efficiency. 
Over the years, various high efficiency amplification techniques have been proposed. 
The wisdom behind these techniques is very simple: Power dissipation in the output 
active device is characterized by simultaneous presence of voltage and current across the 
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device. By proper shaping of either the voltage/current waveforms or both, overlapping 
of voltage/current waveforms can be minimized, if not totally avoided. Different 
waveform shaping methods result in different modes or classes of operation such as 
Class-A, Class-B, Class-C, Class-D, Class-E and Class-F. Performance merits and 
design requirements for various classes have been addressed in the literature [l]-[3]. 
Different classes excel under different conditions: Class-A delivers linear amplification at 
the cost of low efficiency. Class-B and Class-C offer linear and high efficiency 
amplification suitable for non-constant envelope modulation scheme. Class-D [4] offers 
ultra high efficiency (ideally 100%) at low frequencies. Class-F [5]-[6] becomes the de 
facto high efficiency amplification techniques (typical 60%-80%, ideally 100%) at 
microwave frequencies. 
However, to achieve 100% efficiency, ideal Class-F requires the output load network to 
present short circuit at all even harmonics and open circuit at all odd harmonics of the 
fundamental frequency at exactly the transistor output. Lnplementation of these 
mutiresonator output networks at microwave frequencies is relatively expensive [7]. 
Besides, at microwave frequencies, transistors are far from ideal. Finite output 
capacitance, lead inductance and package effects all make the implementation of 
reasonably ideal tuned circuits difficult. For example: lead inductance offsets the perfect 
short presented to the transistor at the second harmonic; finite output capacitance 
virtually short the transistor's output terminal at 3rd and higher harmonics. Under such 
conditions, differences between Class-B and Class-F narrow down and amplifier 
efficiency varies from 100%(ideal Class-F) to 78% (ideal Class-B)[8]. 
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The Class-E concept introduced by Sokal in 1975, take into account of the finite output 
capacitance as part of the transistor model offers another means to achieve high 
efficiency which ideally delivers 100% efficiency. At low frequencies, such circuits 
demonstrated efficiency as high as 96%[9]. However, to date, most Class-E power 
amplifiers have been confined to low frequency applications. Among various classes of 
operation, Class-E is probably least understood by the microwave community. This is 
because conventional approach towards Class-E has been carried out in time domain. 
The analysis is applicable only to the specific network topology under a specific 
implementation method (usually using lumped elements). A change in topology requires 
a completely new analysis procedure which is typically long and tedious. On the other 
hand, classical output network for Class-E operation exhibits different problems when it 
is used at microwave frequencies. Both matching effects and harmonic loading effects on 
amplifier performance are not fully incorporated in conventional analysis. 
1.1 Project Overview 
Lack of a generalized analysis method precludes the migration of Class-E PA to 
microwave frequencies. The potential of microwave Class-E is not fully exploited in the 
past. Theme of the project is to: 
• Devise an analysis method independent of topology choice and method of 
implementation. 
• Rediscover many of the desirable features offered by low frequency Class-E PA. 
• Exploit new features of microwave Class-E PA to the fullest extend under the 
generalized framework. 
• Synthesize appropriate network to achieve Class-E operation. 
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This work began with a thorough re-investigation of Class-E PA. Harmonic-Balanced 
method was first proposed for the investigation of microwave Class-E PA. Both Analytic 
and Numerical solutions for optimum Class-E operations were derived, all based on 
idealized conditions. The analysis results are useful by themselves, they are also 
intended to be used in conjunction with other CAD and measurements techniques such as 
the harmonic balance and load pull methods to take into account the non-ideal behaviour 
of transistors at microwave frequencies. Several solid-state Class-E PAs at L-Band and 
C-Band were constructed through load-pull assisted design. State-of-the-art efficiency 
over 90% were achieved. This work lay the foundation for future investigation of 
microwave Class-E PA. 
1,2 Thesis Organization 
This thesis is organized in accordance with the main theme outlined in the previous 
section. 
Chapter 2 begins with an overview of the Class-E concept, operation idea and its 
cornerstone developments. Features and limits of conventional Class-E will be explored 
in due course. Major obstacles towards microwave applications will then be pin-pointed. 
Chapter 3 is wholly devoted to the formulation of analysis and synthesis of Class-E 
power amplifiers with the newly proposed Harmonic-Balanced Method, which features 
both topology and implementation independent characteristics. 
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Chapter 4 further evaluates the Class-E PA performances with the new analysis method. 
Effects of circuit parameter variations on PA performances will be addressed in detail. 
Chapter 5 details the construction of 4 solid-state power amplifiers at L-Band and C-
Band through load-pull assisted design. Performance data will also be presented in 
parallel with theoretical predictions. 
Chapter 6 concludes this work with recommendations for future developments. 
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Chapter 2 Review on Classical Class-E 
Classical Class-E power amplifiers offer high efficiency, a priori designability, high 
tolerance to circuit variations and better overall linearity than Class-B, Class-C and 
Class-F[10]. Yet, the past two decades has seen a proliferation of intensive research on 
applying Class-B, Class-C and Class-F or their variants towards high efficiency 
microwave amplifiers design[5]-[8],[l l]-[15]，while Class-E has been largely ignored by 
the microwave community. Among various classes of operation, Class-E is perhaps the 
least well understood. This chapter serves dual purposes: 
• Refresh Class-E concept, review major achievements 
• Explore potentials of extending Class-E techniques to microwave frequencies. 
2.1 Class-E Concept 
Class-E differs distinctly from conventional PA operations in which the active device 
functions as a switch instead of a current source. 
2.1.1 Waveform Shaping for Current-Source Active Device 
Under the current source assumption, device output current is determined primarily by 
the input drive. Therefore the output current waveform is defined in advance. The load 
network is so designed such that to achieve the desired voltage waveform in response to 
the output current wave. For maximum efficiency, overlapping of voltage/current 
waveforms should be minimized. 
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Figure2.1 Waveform shaping for active device functions as a 
current source 
Class-B and Class-C achieve high efficiency by shaping the voltage waveform such 
that the minimum voltage occurs while current pulse peaks. Class-B adjusts its bias 
point at near threshold such that the output current is a half sine wave. Class-C 
further buries it bias points below the threshold , thus reducing its current pulse 
width. 
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Harmonic resonators can be added to the load network to flatten the bottom of the 
voltage waveform. By proper control of the 3rd harmonic component, voltage 
waveform flattens both at top and at bottom. This is sometimes referred as "3rd 
harmonic peaking Class-F" [16]. Li ideal Class-F, all even harmonics are short 
circuited and all odd harmonics are open circuited. The resulting voltage waveform 
is a perfect rectangular train which ideally delivers 100% efficiency[3]. 
Figure 2.1 shows various waveforms under the current source assumption. Notice that 
Vmin should ideally be zero. However, achievable Vmin is dictated by the device 
characteristics (e.g., knee voltage in MESFETs). Bringing the bottom of voltage 
waveform below achievable Vmin force the device into saturation(e.g., because of input 
over drive). Under saturation, device output current is no longer solely shaped by input 
drive, but is also strongly influenced by the load network. When that occurs, current 
source assumption fails and the device behaves as a switch accidentally. The load 
network not just shape the voltage waveform but also the current waveform as well. The 
amplifier operates in violation with its theoretical assumptions. Unfortunately, this 
always results in suboptimal, if not disastrous amplifier performance. 
2.1.2 Waveform Shaping for Switch-type Active Device 
While current source design approach tries to avoid device saturation, switch-type design 
approach takes the aggressive role of forcing the active device into saturation on purpose. 
Driven into saturation, the output voltage is maintained at a relatively low level while 
8 
current flows. This corresponds to a low impedance state. If the voltage tries to revert to 
a high level during other part of the ac cycle, the output current is shut down deliberately 
by driving the input below threshold. This resembles a high impedance state. By 
operating in this mode, the active device virtually functions as a switch. Voltage/Current 
waveforms are displaced in time. Increased efficiency results from reduced overlapping 
of voltage/current waveforms. 
Figure 2.2 shows the general voltage/current waveforms associated with a switch. Li 
contrast to current source assumption, both voltage/current waveforms are not fully 
defined in advance. There is no clear source of voltage or current. The voltage 
waveform is a function of the current waveform, which in tum is also dependent on the 
voltage waveform. 
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Figure 2.2 Waveform shaping for active device functions as 
a switch 
During OFF period, the switch is shut down and there is no current passing through 
the device. Meanwhile, the switch derives its voltage across itself through the 
transient response of the load network. Voltage waveform at this state is said to be 
under "free-float". 
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During ON period, the switch is fully tumed on, ideally bringing the voltage to zero. 
Meanwhile, transient current from the load network rushes through the switch. 
Current waveform at this state is said to be under "free-flow". 
2.1.3 Optimum Class-E conditions 
By operating the active device as a switch alone is not sufficient to achieve high 
efficiency. At RP and microwave frequencies, all physical devices' switching time will 
be appreciable fractions of the RF cycle. Unnecessary power dissipation may still exist 
through simultaneous presence of high voltage and high current during switching. To 
accommodate finite switching transitions and avoid associated losses, Sokal [9] stated 3 
conditions on switch waveform shaping: 
1. The rise of switch voltage at tum-off should be delayed until after the switch is 
off. 
2. The switch voltage should resume to zero at tum-on. 
3. The slope of switch voltage should be zero at tum-on 
Condition 1 avoids the simultaneous imposition of substantial voltage and residual 
current across the switch at on-to-off transition. Li case zero-current switching is not 
possible[17], non-zero current fall time must be tolerated with reduced efficiency. 
Condition 2 avoids the losses associated with discharging the shunt output capacitor 
(intrinsic transistor output capacitor + external shunt capacitor). Suppose the residual 
voltage at tum-on is V instead of 0, each time the switch tums on, the output capacitor 
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with capacitance C will discharge through the switch, with associated energy loss l/2CV 
per cycle, independent of discharging time constant. 
Condition 3 does not directly related to efficiency enhancement. The zero-sloping 
condition ensures condition 2 is maintained in time neighborhood at tum-on. This 
permits accidental mis-tuning. In addition, zero-sloping voltage smooth out current 
injection at tum-on, allowing the gradual build up of transistor transconductance. 
2.2 Class-E Circuit Operation 
Figure 2.3 shows the circuit diagram of a widely adopted Class-E amplifier 
configuration. The usual active device is modeled as a switch in parallel with shunt 
capacitor C。ut. C o u t includes an external added capacitor with the parasitic output 
capacitor inherent in microwave transistors. The switch-capacitor combination forms the 
integral model of the active device as a whole. Inductor LRpc bias the amplifier to Vsuppiy 
and can be part of the ac-circuit. L � - Co forms the series resonant circuit tuned at 
fundamental frequency. jX is a fictitious circuit component representing the residual 
reactance of L � - Co at fundamental. jX shapes the voltage to desired waveforms by 
introducing an appropriate phase shift between the output voltage V � ( t ) and the switch 
voltage Vs (t). 
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Figure 2.3 Nominal Class-E amplifier circuit 
Figure 2.4 shows the corresponding waveforms associated with this circuit. A driving 
waveform capable of producing the desired switching action is assumed. During angular 
time interval (0-7i), the switch is open, current through the switch is zero. During angular 
time interval (7i-2TC), the switch is closed, voltage across the switch is zero. Zero-
voltage/zero-current waveforms at the corresponding period of the rf cycle is defined by 
the switching action, not by the load network. Meanwhile, their counterpart at the same 
period is derived through the transient responses with the load network. When the switch 
is off, current through LRpc splits between the two branches containing Cout and R. Cout 
charges up, which forms the switch voltage. When the switch tums on, any residual 
charges in Cout will be discharged through the switch, resulting possible current spike 
• 2 with associated l/2C V loss per cycle. Optimum Class-E conditions can be achieved 
with this network by a proper design. Li this case, the switch voltage resumes zero value 
with zero-sloping at tum-on. Under ideal situation, this amplifier delivers 100% 
efficiency. 
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Figure 2,4 Waveforms in Class-E amplifier 
2.3 Analysis and Synthesis Methods 
The analysis of Class-E circuit is a non-trivial task. The exact solution of the circuit 
shown in Figure 2.3 involves a set of differential equations which are transcendental in 
nature. Numerical solution provides little insight into its operations. Network synthesis 
to achieve optimum Class-E conditions becomes a formidable task under general 
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conditions. Various assumptions are made to simplify the analysis and synthesis 
procedures. 
2.3.1 Rabb's work 
Rabb analyzed the Class-E circuit shown in Figure 2.3 based on the following 
assumptions [ 10], [ 18]: 
1. LRFc is replaced by a RF choke, which forces a dc current into the network. 
2. The Q of Lo-C� is high enough so that the load current is a pure sinusoid. 
3. The switch is ideal with zero saturation voltage, zero on-resistance, infinite off-
resistance and offer instantaneous switching action. 
4. Cout is not a function of the switch voltage. 
5. The switch with its represented active device can withstand negative voltage and 
current. 
The analysis begins by assuming a sinusoidal current exists across the load (assumption 
2). The RF choke forces the dc current into the network (assumption 3). The switch 
voltage is then expressed in terms of these two current components. Next, dc component 
of the switch voltage is related to the supply voltage, while the fundamental component 
of the switch is related to the output voltage through Fourier Series expansion. Optimum 
Class-E conditions (zero-voltage and zero-sloping at tum-on) are then imposed on the 
time equation describing the switch voltage. Optimum network parameters can be 
derived through careful manipulation of the nonlinear equations. Design equations for 
optimum Class-E amplifier under 50% duty cycle are summarized below[19]: 
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R = 2 ^supply ( 2 1 ) 
1 十 < Po 
4 
f 2 \ — 2 y2 
x = - - - 2 R = - 2 。 s u p p l y ( 2 2 ) 
H ^ ) 4 i + f Po 
4 
B = c o � C。 u t = H 
supply 
( 2 . 3 ) 
where co^  = fundamental angular frequency 
卩0 = desired output power 
2.3.2 Zulinski's work 
Zulinski expanded upon Rabb's work by relaxing the RF choke assumption (assumption 1 
in Rabb's work)[20]. Li this case, LRpc forms part of the ac circuit. Current waveform 
passing through LRpc is unknown in advance. Similar to Rabb's work, Zulinski starts the 
analysis by assuming a sinusoidal output at the load. Based on conventional circuit 
analysis techniques, time equations governing the system in ON-state and OFF-state are 
formulated separately. The two set of time equations are related to each other through the 
boundary conditions which require that current through inductor LRpc be continuous. 
Next, the resulting time waveforms are related to the dc supply voltage and sinusoidal 
output through Fourier Series expansion. Optimum Class-E conditions are imposed on 
corresponding time waveform, which results in optimum circuit parameters. Unlike 
Raab's work, the governing equations are very complex. No simple explicit design 
equations are available. Numerical searching methods can be employed to find the 
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optimum solution. However, the finite dc-feed circuit does offer the following 
advantages: 
1. Reduced network loss due to high series resistance associated with large 
inductors. 
2. Increased design freedom under the same bias conditions and output 
requirements. 
3. Tradeoffs with regard to device stress, output power capability, frequency 
limitation and available component values can be made among various possible 
solutions. 
4. Offers additional desirable features pending further investigation[21 ]，[22]. 
2.3.3 Kazimierczuk's work 
Kazimierczuk relaxed Raab's high Q assumptions on Class-E output network[23]. Jn this 
analysis, a priori waveform is not assumed at the load. Switch waveforms can no longer 
be related to presumed output waveforms through Fourier Series expansion. By using 
Laplace-transform and assuming a constant dc feed through the RF choke, time equations 
for various waveforms at ON-state and OFF-state are expressed in terms of the circuit Qs. 
Continuity requirements for voltage across capacitor Co and current through L � a r e 
imposed as boundary conditions relating the 2-set of time equations. Optimum circuit 
parameters and harmonic output spectrum are tabulated for Various Qs. 
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Kazimierczuk's work offers the following insights: 
1. Optimum Class-E conditions can be satisfied at any Q. 
2. Optimum network parameters are strong functions of Q. 
3. Optimum Class-E conditions eliminate power dissipation across the active device. 
It does not constrain load harmonic dissipation. 
4. The series tuned resonator L�-Co serves as an output filter, with different filtering 
capabilities indicated by Q. Lidividual harmonics are uncontrollable by this 
resonator. 
5. Output filter for Class-E PA not only affect harmonic power level, operating 
bandwidth, but also the optimum network parameters and PA performances as a 
whole. Therefore, Class-E PA output filter cannot be designed in isolation [24]-
[26]. 
2.3.4 Collective Efforts 
With regard to Rabb's assumption 3, Raab and Sokal gave a rough estimation on 
performance degradation due to non-zero saturation voltage, finite on resistance and 
finite switching times. Later on, effects of non-zero transistor current fall time were 
investigated in detail by Kazimierczuk and Blanchard[28],[29]. These joint efforts allow 
a more accurate estimation of the dissipated power and hence more accurate circuit and 
thermal design. 
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The feasibility of using nonlinear capacitor in Class-E amplifiers as the sole output 
capacitor is confirmed by Chudobiak[30]. This implies that microwave Class-E 
operations can solely rely on the nonlinear parasitic output capacitor intrinsic to modem 
microwave transistors. 
With the help of a digital computer, exact analysis of the Class-E circuit shown in Figure 
2.3 can be achieved by using Laplace-domain approach[31],[32] or by State-Space 
approach[33]. These numerical methods offer powerful analysis tools, but they are not 
very efficient in network synthesis. Therefore, network synthesis can be accomplished 
through analytical approach under simplified assumptions. The optimum parameters so 
obtained are then analyzed by the numerical analysis tools and fine tuned if necessary. 
Time waveforms are checked to see if excessive negative voltage/current exists. Device 
stresses are checked against transistor's maximum ratings. 
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2A Additional Amplifier Configurations 
Previous literature on Class-E amplifiers was mainly focused on the series tuned circuit 
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Figure 2.5 Additional Class-E configurat1ons 
configuration shown in Figure 2.3. However, physical implementation of this 
configuration is limited by available component range, small circuit broad area, and 
excessive losses associated with large inductors[34] ( e.g., MMIC). Availability of 
various configurations to suit the adopted technology is the key to contemporary Class-E 
PA design. Figure 2.5 shows several single-ended Class-E configurations seen in the 
literature. 
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Figure 2.6 shows one of the new configurations studied by the author. RF choke and 
high Q parallel tuned resonator are assumed in this circuit. Cout represents external add-
on capacitor with the necessary parasitic output capacitor inherent in microwave 
transistors. Cx blocks the dc"bias from reaching the load and absorbs the differences 
between switch waveforms and the desired sinusoidal output. Design information are 
given below in Table 2.1, 2.2 and 2.3. 
Table 2.1 Set Operating Parameters 
Kippiy = DC Supply Voltage P � = Desired Output Power 
2 = Switch Duty Ratio ^ = ^ " 棚 
7T ^ V , dt 
supply tum-on 
Table 2.2 Definition of Intermediate Variables 
尺 = ^ s u p p l y 厂 丨 2 ^ k = ~ ^ ~ ~ 
dc Po ^ i R B_+Bx 
厂>0 二 -{RB, 一 kRBo^ ) ( s i n y c o s y + y ) + 7uRB^ 
厂)’1 二 2(RBx - kRBout )sin ;y cos y 
厂)2 = { R B , —腳 _ )(sin j cos :y; - >) + 遷 ， 
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Table 2.3 Evaluation of Optimum Circuit Parameters 
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In principle, the analysis and synthesis methods outlined in session 2.3 can be applied 
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Figure 2.6 New Class-E configuration studied by the 
author 
directly to the analysis of all these new configurations. However, the time equations 
governing each circuit are different. Tremendous efforts are required to arrive at a unique 
solution for each configuration. Li our case, the design equations for the new proposed 
circuit were derived through months' long dedicated efforts. Therefore, generic analysis 
and synthesis methods are highly desirable. 
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2.5 Conclusion 
2.5.1 Potential for Microwave Applications: 
Class-E power amplifiers achieve significantly higher efficiency than for conventional 
Class-B or Class-C. Class-F suffers from the finite output capacitance inherent in 
modem microwave power transistors. Jn contrast, Class-E PAs are capable of 
incorporating the output capacitor as part of the load network. 
By employing the active device as a switch, Class-E power amplifiers achieve potentially 
100% efficiency. The Optimum Class-E conditions further constraint the switch voltage 
waveform to have zero voltage and zero-sloping at tum-on. The soft switching 
2 
conditions eliminate l/2CV loss associated with discharging the finite output capacitor 
and make it highly tolerable to transistor's finite switching time. 
In this regard, Class-E power amplifier is fully capable of extending its operating 
frequency into microwave region. 
2.5.2 Major Obstacles 
Traditional approach to Class-E has been carried out in time domain. Derivations of 
analysis and synthesis equations are very involving. Dedicated efforts are required to 
arrive at a solution unique to specific topology. The complexity of algebra involved also 
limits the analysis of Class-E circuits to some very simple topology choice. 
On the other hand, microwave components such as dispersive transmission lines, junction 
discontinuities are very difficult, if not impossible, to analyze in time domain. In 
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addition, the choice of topology is governed by available component range (e.g., max/min 
line width achievable), circuit board area, network loss concern, implementation concem 
(e.g., microstrips or coplanar waveguide) and choice of technology (e.g., MMIC or MIC). 
In short, lack of analysis methods that are compatible with microwave conventions and 
robust enough to adapt to a new topology are the major obstacles hindering the growth of 
microwave Class-E power amplifiers. 
2.5.3 Outstanding Issues 
Original Class-E concept does not specify any topologies or methods for its 
implementation. Low frequency Class-E circuit usually uses lumped elements tuned 
resonators to achieve harmonic suppression. Harmonic frequency responses of 
distributed elements differ significantly from the simple lumped elements tuned circuit. 
Harmonic loading effects on Class-E PA performances have not been addressed in the 
past. 
Besides, switch waveform shaping and Optimum Class-E conditions eliminate power 
dissipation across the active device. Harmonic dissipation can still exist. Additional 
constrains on waveform shaping are needed. 
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2.5.4 Requirements for new Analysis Method 
Any new analysis methods should best feature the following characteristics: 
• Compatible with microwave conventions, i.e., frequency domain method is 
preferable. 
• Capable to analyze and synthesize Class-E circuit independent of topology choice 
and implementation methods. 
• Offer additional insights into the operation of Class-E circuits. 
The formulation of a new analysis method will be covered in Chapter 3. 
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Chapter 3 New Theoretical Development 
This chapter details the formulation of a new method for the analysis of Class-E circuit 
based on the harmonic balance techniques. Jn contrast to conventional analysis methods, 
a priori circuit topology is not assumed. Circuit performances are expressed in terms of 
the load network input port voltage/current waves. The voltage/current waves are 
harmonic balanced analytically with the switching action. The load network input port 
voltage/current are related to each other through its input port load impedance as well as 
the switch characteristics. Given the switch operating parameters, a knowledge of the DC 
bias information and load network input port impedance fully characterize the system. 
The structure of the formulation can be further re-constructed to accommodate the 
Optimum Class-E conditions or other constraints on waveform shaping. Optimum load 
impedance can be evaluated directly independent of the topology choice for their 
realization. 
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3.1 Basic Formulation 
Input Port of 
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Figure 3,1 General Class-E circuit 
Figure 3.1 shows the equivalent Class-E circuit. The transistor output port is modeled by 
an ideal switch in series with a small tum-on resistor, Ron- Ron represents the session of I-
V curves to the left of the knee voltage in FET or saturation voltage in BJT for which 
Class-E circuit transverse during the ON period. The inclusion of Ron better models the 
transistor loss under low supply voltage. Cout represents the necessary output capacitor 
inherent in microwave power transistors. 
The switch timing diagram is also shown alongside the circuit diagram. Angular time 0 
is used throughout the thesis for mathematical convenience. 9� ind ica tes the time at 
which the switch opens while 6c denotes the times at which the switch closes. 6 � a n d 9c 
also relates to the half off-time y through e�二 — — >； and 6^ = — + j . Note the periodic 
2 2 
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nature of the timing diagram, 60 and 6c are equivalent to 2n: + 0^ and 2n: + 6^  
respectively. Should ambiguity arises, subscripts ON and OFF will be added to the 
corresponding variables to clarify whether they represent waveforms at ON period or 
OFF period. 
The analysis is based on the following assumptions: 
1. The switch is ideal with instantaneous switching transitions. 
2. The output capacitor is independent of the switch voltage. 
3. The transistor represented by the switch can withstand negative voltage/current. 
4. The voltage/current at the input port of the load network can be represented by 
their Fourier Series and can be approximated by their corresponding truncated 
series. 
3.1.1 Set up Time Equations 
Assume /!(没)and Vj(^) can be expressed by their Fourier Series expansion. 
h{0)= f j i , e (3.1a) 
m=-oo 
ViW = - i V i Z ) " 0 (3.1b) 
n=-oo 
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During OFF PERIOD, the switch is opened: 
U " ) + / i ( " ) = 0 
4 i M = ^ = - t ^ n ^ m e (3.2) 
m=-oo 
ic charges up the output capacitor and gives rise to the switch voltage: 
W ^ = | j * : a _ " + v ^ ) (3.3a) 
t$ "0 
w h e r e 5 = dy�C:_ (3.3b) 
Substituting (3.2) into (3.3a) and performing the necessary integration gives: 
Q—Q 二 jmd— jm0� 
W ( " ) = ~ ^ A o - I ^ r ^ A . + V i K ) (3.3c) 
B ^ jmB 
m--<=o 
where v^  {0^) = initial condition inherent from the ON period. 
During ON PERIOD, 
/“和“") + / 养 0 
- 召 ^ + 誉 - t A Z " (3.4) 
�U Kon m=^ 
Solution to (3.4) is given by: 
f e-e, . A \ 
-+jm0, 
e 0 R Q BRon _ ^jmd, 
v.o.(^) = V , ( ^ , ) / ^ - 1 - i ^ U , „ / , + ± ^ . — — i / i m (3.5) 
1^  J 饥关0 1 + jmBRon 
m--oo 
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where v! {0^) =initial condition inherent from the OFF period. 
Vj {0^) and v^  {0^) can be solved through the boundary conditions which require that 
voltage across capacitor be continuous, i.e., 
VwFF{Oc) = v,{0,) (3.6a) 
v,^^(2;r + ^ J = v , ( ^ J (3�6b) 
Substitute (3.6a) & (3.6b) into (3.3c) & (3.5) and solve the simultaneous equations for 
Vi(6>J and vi(6>jgives: 
( 1 - 作 。 „ + ^ ^ 广 
vi 00) = r ^ r ^ — — A o 
l — e 
°° r D -a 
y on \^-a+jmd, _ ^jm9, 1 _ _ f^7>"^c _ ^ > ^ o , 
£ ^ \ \ + jmBRj jmB^ 
+ — r ^ / . . (3-7a) 
1 — e 
( l _ , - W + ^ ^ 
/ \ V ) on n 
Vi(0 j = 1 - . B /io 
丄一e 
二 f /? p j m 0 c — p j m e � � 
y ^on l^-oc+jme, — ^jme, — ^  ^ > 
£ ^ \ l + jmBRj jmB 
w=-oo 
+ r ^ hm (3.7b) 
l — e 
L 27T+e-e^ where a = (3.7c) 
BRon 
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3.1.2 Complex Fourier Series Decomposition: 
With (3.7a) & (3.7b)，Complex Fourier Coefficients of v^{0) which consists of v,^ ^^ (^(9) 
and v ^ [0) may then be evaluated by: 
〜 = 去 1 二 / 應 ( _ + 去 1 二 、 】 " " _ ) 
Vi" " ^ L 、 o N { 0 y d 6 + 去 { 二 W { 0 y ^ " ' d 6 (3.8b) 
for n 本 0 
After a lengthy and tedious algebraic manipulations, the coefficients of v,(^) may then be 
related to the complex Fourier coefficients of \ {0) through: 
" V j ] r s X I T T i / 
Vi。= XV X0 XV* /io (3.9) 
V； |_T* XI* s * 」 i : 
V. - [ ^ 1 1^2 V"l3 ^,4 … ^ l j ' 
— T 
where :i=[Zii /12 ,13 ^4 ... Ay] 
S = K J , T = [ r J Jme{l，2，3，4,..M} 
X I = [ A i ] , X V = [ X V j [ne{l,2,3A,---N} 
and 
1 f n _ n y ( 1 - a � 
XO = s ^ ^ J ^ 全 + T ^ +(2;r + A - & K " (3.10a) 
L V y -
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_ 一 
XI = - L ( e i L e _ M + ^ ^ ^ l—(e-^~~e-a-W��(3.10b) 
“ 2 ; r [ n'B^ 丨 jnB 1 + jnBR^^ l-e'^ ^ 勺 
x y =丄[_4 " ( — . - 4 一6一。、一^1^——i ^_ ( -a . jme , _ , ” ] (3.10c) 
爪 2 ; r [ m ' B ^ ) jmB 1 + jmBR^^ l-e'" ^ ^J 
S - 1 f [ 1 , ^>n+jnBRln 1 e-a r ： 龜 ) ] 
肌 27T[[n'B j n { l + j n B R j ' ] l - e - ^ ^ 
+ [ 丄 + 2R^^^jnBRj 1 1 r _ 一 咖 … ] 
[^'B j n { l ^ j n B R j ' ] l - e - " ^ J 
+(2;r + e„ - 0c) \ + ^ ^ (3.1 Od) 
l + jnBRon jnB 
1 � 1 广1 p-a \ \7 1 /? p - j ^ — p - j h e � 
Tn„ = 丄 ~ ^ 丄 + ~ ^ ^ k _ ( . - 已 ， 没 “ - i ^ ^ ~ ~ 
2K[n'B[2 X-e-^j 丨 jn 1 - jnBR^^ 2 
j R p-a-jne‘. — -jnG, 
- 1 f > 1 ！ f ^ - > ^ r -e'^"^"] 
nl-jnBRon 1 _ ^ " 
R p-j"^c _p-a-jnGo -
+ ~ 7 " ~ f V ^ - (e，"(. -e_Jn0o (3.10e) 
jn[l + n'B'RjJ l - e ' " 、 ，」 
1 � — . ( " ' - " ) � . — J — - ” K ^-J"9c _^-j"^o 
s _ = — f - I c _ o 
"“‘ 2/r _ m{m - fi)B mnB 
尺“丨 ^-"+j'"&. -e^"'^" e'^"^' -e~^"^" 
'l+jmBR,,^ ~ ~ T 7 ^ Ji 
-or jn,d, _ jrn9^, 
—_ - i £ 广”份‘--广叫 
l-e'^ mnB 
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, K . 礼 e — - e J - � “ _ i n e r _ 广 叫 
l + jmBR�J + jnBR。n 1 一 广 、 丨 
R ^j^^c _^Jm^o e — > � - _e_a-jndo 
_l+jnBR^ ^ “ M r ^ “ ^ 
丨 Ron ^Kn ^jmd, (^'jnd, _ ^-a-jn0, \ 
l + jmBRo„l + jnBRon ^ ) 
D ^j{m-n)9, _ j{m-n)dg 
+ ^ ^ ~ ~ - — — ^ ^ — — ( 3 . 1 0 f ) 
1 + jmBRon j[m-n) _ 
for n 本 m 
T,m = ^ n ( - . ) ( 3 . 1 0 g ) 
for n * m 
Note that since Vj(^) and i^ {0) are real, negative frequency components are just the 
•^ :je ~^  ^ 
complex conjugate of their positive frequency counterparts. Vj and Ij denote the 
negative frequency components of Vj(^) and i^ {0) in (3.9). For notational consistence, * 
and superscript "T" will be reserved to denote the complex conjugate and matrix 
transpose operations respectively throughout the thesis. 
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3.2 General Analysis 
(3.9) relates the load network input port voltage and current through the switching matrix 
in frequency domain. Should the input port impedance and bias information be given , 
the complete system can be characterized. Load variations and Harmonic loading effects 
on Class-E circuit performances can also be investigated. 
3.2.1 Load Network Coupling 
Decomposed (3.9) into two equations: 
- f i l _ � s T T i J � X I ] 
V； = T* S* i； +7io xr (3-lla) 
一 1 」 L � L i 」 L. — 
V � � = [ X V X V \ ll +XO-I,, (3.11b) 
_I i _ 
Re-arrange (3.11b) for / � ， 
A 。 = i 、 - i [ X V X V * j j : ] (3.11c) 
Substitute (3.11c) into (3.11a) gives: 
" v , l f r s T l 1 「 x i ] r � � i i ] v J x i l 
- = i - — XV XV > 1 + " ^ (3 ]2) V； 1T s xo xr L v Av j| +^^ xr (3.上幻 
匕 J ^*- ~" L- J J L A J L. _l 
(3.12) relates ac voltage/current to the DC biasing voltage. Meanwhile, the ac 
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voltage/current relationship is also governed by the input port load impedance, i.e. 
[ v J _ K o T i 1 
V； - 0 Z*L i； (3.13) 
一 1 «J L J L 1 誦 
where 0 = NxN zero matrix 
ZL = harmonic load impedance matrix given by: 
'z{coJ 0 0 • . • 0 _ 
0 Z{2o)J • 
0 . Z ( 3 ^ J . 
ZL = . (3.14) 
_ 0 0 0 • Z{No)^) 
Solve (3.12) & (3.13) for the current vector: 
"i, 1 _ Vio r p QTTxi 
i： ~ ~ m Q* P* XI* (3.15a) 
— 1 」 L 」 L_ 一 
where P = Z , - S + - X I XV (3.15b) 
L X0 
Q = - T + - XI XV* (3.15c) 
X0 乂 
Make use of the conjugate properties, the matrix inverse operation can be performed in 
modular form which results in much faster evaluation. (3.15) can hence be evaluated by: 
i i = ^ [ [ p - Q ( p * ) v r [ Q * - p * Q - ' p r ] [ | j ' ] (3.16) 
When the number of harmonics to be considered is high, say greater than 8, evaluation of 
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Q-1 in (3.16) becomes badly scaled. Under that circumstance, Ij can be solved by 
(3.15a). However, since semiconductor device only approximates an ideal switch, 
considerations of harmonics less than 8 is adequate and (3.16) is preferable to (3.15a). 
Once I, has been solved, /！。and Vj can be obtained from (3.11c) and (3.11a) 
respectively. Time waveforms are obtainable through inverse discrete Fourier transform 
(IDFT). Other derived quantities such as output power, harmonic spectrum and 
efficiency can be evaluated accordingly. 
To summarize, the formulation can be used to analyze a switch-capacitor combination 
associated with any load network in frequency domain. The steps to complete frequency 
domain analysis are outlined below: 
1. Given dc voltage bias V,o(system specification) and Switch-Capacitor parameter 
R<m & Cout (transistor parameters) 
2. Evaluate the harmonic load impedance matrix for a given circuit or construct 
load impedance matrix for harmonic loading and load variations study. 
3. Solve I, ’ /|o and V, through (3.16), (3.11c) and (3.11a). 
4. Time domain waveforms are obtainable through inverse discrete Fourier 
transform. 
5. Evaluate other derived quantities such as output power, efficiency and harmonic 
dissipation. 
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3.2.2 Numerical Verification 
To verify the derivations obtained, simulation results using the proposed frequency 
domain methods are compared with time domain simulation. 
The comparisons are made using the circuit shown in Figure 3.2. 
Voc 
z M f 
~~~• V r 
厂 丄 ？广 
L _ _ r w " v > h 
s\ 4 + i 
i j V T ° 
• s . R s 
<j^  on 
Figure 3.2 Series Tuned Class-E circuit 
The comparisons are made under three different cases listed in Table 3.1 
In all cases, the circuit operates at 5V DC bias with 50% duty cycle. The operating 
frequency is set at lkHz. 
Exact solutions to the circuit in Figure 3.2 can be obtained through the periodic steady 
state simulation using the state-space approach described in [33]. The frequency domain 
simulation is the direct application of the formulation described in the previous section. 
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Table 3.1 Circuit parameters used in simulations 
Parameters Values of circuit parameter under different cases 
A b c 
R o n 5 0 Q 0 . 0 5 Q l . O Q 
C 27.9nF 18.085nF 7.7nF 
L 99.9^iH 98.345^iH 199.9^iH 
Lo 232^iH 311.29^iH 232^iH 
Co 16.6nF 9.1378nF 16.66nF 
Ro 54Q 52AQ. 92Q 
Figure 3.3 shows the simulation results. Jn all cases, the simulation results using the new 
formulation matches perfectly with the exact solutions. The derivation is free of 
algebraic error! 
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c Switch Voltage/Current Waveforms 
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Figure 3.3 Simulated Waveforms using Time/Fre<^ency 
Approaches 
Even though the frequency domain approach requires larger computer resources in terms 
of CPU time and memory in comparison with the state-space approach, the state-space 
approach has difficulties in simulating microwave components that do not have simple 
time characteristics. Besides, the most powerful feature of the new formulation rests on 
its ability to synthesize load termination conditions to achieve Optimum Class-E 
conditions unobtainable through all other simulations. 
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3.3 Optimization 
Previous section deals with the analysis of an arbitrary load network. This section will be 
devoted to the synthesis of load network to optimize the circuit performance. The 
objective is to achieve high efficiency given by: 
V = ^ (3.17) 
"dc 
1 P„ = Output Power at desiredn^ Harmonic 
where 
(n = 1 for amplifier) 
Pjc = DC Power Consumption of the circuit 
Optimum Class-E conditions of zero-voltage and zero-sloping avoids power dissipation 
across the active device, it does not eliminates harmonic dissipation. 
The equation which gives the power delivered to a certain load at a particular frequency 
is given by: 
P , = ^ V J , cos{¢) (3.18) 
where V^，/^  = Voltage/Current Amplitude 
(j) = phase between Voltage/Current 
Undesirable harmonic power dissipation can be suppressed by setting either their 
corresponding voltage/current amplitude to zero(non-coexistence) or put them in phase-
quadrature(i.e., ¢ = 0). Zero voltage/current can be achieved by short/open load 
terminations while phase-quadrature requires an imaginary load termination jX. 
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Principle of non-coexistence or phase-quadrature to harmonic suppression operates in 
pure frequency domain. On the other hand, Optimum Class-E conditions relate circuit 
performances in time domain. To corporate both desirable features offered by harmonic 
tuning and waveform shaping, Optimum Class-E conditions are re-expressed in 
frequency domain. 
The optimization process is made possible by expressing the Optimum Class-E 
conditions in terms of the load network input port current components in frequency 
domain. DC biasing voltage V^o can also be related similarly. Principle of non-
coexistence or phase-quadrature further constrains the current components. Under all 
these constrains, current vectors can be solved independent of any load network. The 
voltage vector then relates to the current vector through (3.12). Optimum Load 
terminations can be obtained by dividing corresponding voltage/current components. 
Optimum circuit performances can then be evaluated independent of any load network 
chosen for their realization. This allows the determination of the upper limits that can be 
achieved by a given active device without fixing a priori a topology[39]. 
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3.3.1 Frequency Domain Class-E Definition 
The first Optimum Class-E condition relates the tum-on voltage, Vj {0^). 
Recall from (3.7b): 
, 、 ( l - 4 。 " + ¥ 
^ ^ � = 1 — r B Ao 
^ f /? pjm0c_pPn( 
y J ^on l^ -cc+jmd, — ^jme, — ^ ^ > 
£^\l + jmBRj jmB 
+ — r ^ A.(3.19a) 
\ — e 
The second Optimum Class-E relates the voltage time slope at tum-on, ^ 二 ^^^ � 
d0 e=e, 
Recall from (3.3c) 
0-Q 二 pjme_ jme� 
w ( 0 = - ^ A o - S . 1 A . + v , K ) 
B m^o jmB 
m=-oo 
Denoting the time slope of the switch voltage at tum-on by ^, one has 
匕 dv,off{0) 1 ^ e)m0c 
f = ^ ^ = V - " ^ ^ ^ - _ ) 
训 e=e, ^ m^o ^ 
m=-oo 
For general considerations, the tum-on voltage and its time-sloping will be left as design 
parameters and will not be set to zero. 
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The DC supply voltage is usually constrained by the system requirement. It is a pre-
determined parameter. Recall from (3.1 lb), 
-f(0 - e ) ' Y l e-a \ , � -
2 ^ 0 = - 、 c o) + ^ ^ +(27T + l 0 o K n Ao 
1, B 入2 1 - 6 J _ 
+ 文 [ _ ^ ( 产 一 叫 - ： ? £ _ 1 ^ — — 1 L _ ( ^ - r — d } i “ 3 . 1 9 c ) 
丄 _m'B� ) jmB 1 + jmBR^^ 1 - e_" )_ 
m=-°° 
(3.19a-c) constrains the current vector by the voltage tum-on conditions and DC bias 
condition. By decomposing all complex variables into its real and imaginary parts 
(denoted by additional subscript "r" and "i" respectively), notice that /, [O) is real, 
negative frequency components are complex conjugate of their positive frequency 
counterparts, the summation boundary in (3.19a-c) can be reduced to include positive 
frequency components only. Consideration of up to M harmonic current components, 
(3.19a-c) can be expressed in matrix form given by: 
U l = H (3.20) 
— r 飞了 
I=LAo ^llr 1^1/ ^l2r ^m …^lMr l^A//J 
where U = [ " J which is a 3x(2M + 1) matrix 
H = ["/1 ] which is a 3x 1 vector 
and define 
R 1 pjme( — pj"'^o 
OPm = — — ^ ~ k — r - e ' ^ ' " ] - - (3.21a) 




D 二 1 (^JmOr ^jm0A ^c-^o 1 \ (^-cc^jmd, _^jmeA 
“[m'5^ ) jmB 1 + jmBR^^ l-e'^^ \ 
(3.21c) 
Fill the matrix elements by: 
_ = 一 去 [ “ - 卡 。 „ + 罕 
U ( 2 , l ) - - (3.21d) 
2 
U(3 , l ) = 」 「 l ^ ^ : : ^ f i + ^ V ( 2 ; r + ^ , -0jRon 
^ ) 2 B 2 \-e~" 
L V / J 
U(l,2m) = real{OP^ } U[h2m +1) 二 -imag{OP^ } 
V{2,2m) = real{OQj U{2,2m + l) = -imag{OQj {m = l,2,3,---M} (3.21e) 
U(3,2m) = real{D^ } U{3,2m +1) 二 -imag{D^ } 
_ = 1 ^ 她 ） 
H(2) = - | ^ (3.21f) 
H W = : V i 。 
H is the force term in (3.20) where the tum-on voltage, its time slope and DC bias are 
specified by the designer. (3.20) re-expresses the Class-E conditions and DC bias 
information in frequency domain. Li case the force term H is filled with Vj {0^) = 0 and 
^ : 0 , (3.20) specify the Optimum Class-E conditions in frequency domain. In short, 
(3.20) expresses the frequency domain definition of Class-E conditions. 
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3.3.2 Power Approach 
Li this approach, output power at harmonic frequencies (including fundamental 
frequency) is expressed as a quadratic function of the current vector. Output power at 
undesired harmonic frequencies are usually but not necessarily set to zero while output 
power at desired harmonic (fundamental for PA, 2nd harmonic for doubler) are set by 
system specifications. Optimum Class-E conditions specify in (3.20) already ensure 
minimum power dissipation across the active device, by setting all undesirable harmonic 
power to zero necessarily optimizing the power efficiency defined by (3.17). For radio 
transmitter application, harmonic power is usually suppressed to a minimum level say ~ 
40dBc. In case undesired harmonic levels are set to 0( though not required in this 
formulation), either principles of non-coexistence or phase-quadrature will be observed 
automatically through (3.18). 
Recall from (3.11a)， 
Vi,, = t , S ^ J , ^ , + L J L + { X l ) j , o (3.22) 
m=\ 
Output power at n^ ^ harmonic P ,� i s given by: 
P ^ = 2 r e a l { v j l } (3.23) 
Combine (3.22) and (3.23) and decomposing all variables into their real and imaginary 
part results: 
p oo 
~7r - ^ ( S — + T/wtr )^\mr^\nr + i^nmi - ^nmi )^\mi^\nr + 丄 ni=\ 
(、，,,+ T _ )hnJu, + (乂脈 - T _ )/.„,,/,,, + (3.24) 
(机人 / 1 "「 + (机 , /人 
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(3.24) states that the harmonic power is a quadratic function of the current vector. When 
expressed in matrix form, for every harmonic, one has: 
^ = { L l f { R j } (3�25) 
一 i r 
I = LAo h\r A l / h l r Il2i . . . ^ l M r ^ lM/ 
where L = [L] which is a 6x(2M +1) matrix 
Rn =[付]which is a 6x(2M +1) matrix 
and 
L[xS)^real{[Xll} A ( U " ) = 1 
L(2，1) = imag{{Xll] K(2,2n +1) = 1 
L(3，2m) = real{sJ+ real{Tj 凡(3，2") = 1 
L(4,2m +1) = -imag{sJ+ imag{Tj R^ {4,2n +1) = 1 
L(5,2m) = imag{S^J+ imag{T^J K(5,2n) = 1 
L(6,2m +1) = real{sJ-real{Tj ^ ( 6 , 2 " +1) = 1 
{where m = 1,2,3. ",M} {where n = harmonic index} 
{unfilled elements are set to 0} {unfilled elements are set to 0} 
(3.26) 
Note that the power equation (3.25) is set independent of the Class-E definition equation 
(3.20). To incorporate Class-E conditions in the power equation, (3.20) must be 
reformulated. 




' A o " 
K r 
[u]3x(2M+l) T 
= N n 11' ^ ¾ ^ 
U(l,l) U(l,2) U(l,3) U(l,4) U(l,5) U(l,6) • • U(l,2M + 1 ) 广「 F ^ -
U(2,l) U(2,2) U(2,3) U(2,4) • • • • U(2 ,2M+l) 12' = H(2) 
U(3,l) U(3,2) U(3,3) U(3,4) • • • • U(3,2M + l) • H(3) 






(3.27) constitutes an underdetermined system, 2M+1 unknown current components but 
with 3 equations. Three current components can be eliminated. Solution to (3.27) can be 
expressed as: 
[U:Mtlb<l [E](:,W+1)(:W-1) f7 ^ A L', 2,w-1b<1 f \ I \ . - ~] p "]/ 八 N 
1。 「,12, 
7丨丨， - U - ' U ^ U [ ' H /丨2, 
"1' . — . — "V 
Ipr J 
1^3/ 
'12' 二 • 
• • 
• L*dj(2,U-2)(2A/-2) l^ i(2Af-2><l • 
• ^Wfr 
/丨、" " w , 
/ 1 
L 1.、"」L 」 （3.28) 
where id = (2M-2) x (2M-2) identity matrix 
0 = (2M-2) xl zero matrix 
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_— *-^ 
(3.28) relates the complete current vector I to the reduced current vector I through E. 
i.e., T = E I . Substituting (3.28) into (3.25), we get 
^ - I ^ C T (3.29a) 
2 
where C„ =E^L^R„E (3.29b) 
Consider M harmonic currents, there are 2M+1 unknowns (real and imaginary parts of 
harmonic current components + DC component). Optimum Class-E and DC-bias 
conditions eliminate 3 unknowns. 2M-2 unknowns are left to be solved. On the other 
hand, there are M non-linear power equations specifying the harmonic power spectrum. 
r „ n r ~T ~ ~l 
「巧 ] � I ' C i I 
_ ^ �rr^ 〜 
^2 r c ^ i 
F = ‘ — (3.30a) 
〜 J T *^ 
_户似」L: c^ j i -
*^ 
The optimization problem becomes that of finding the reduced current vector I which 
evaluates F to zero. This can be achieved through various efficient gradient search 
algorithms. The exact gradient of (3.30a) is given below: 
d¥' _ raF , dF, 3F^1 
^ _ ^ _ _ ^ ^ _ ^ _ ‘ ^ ^ ^ ^ ^ ^ • • • - - - • - • i 
3 l L 31 31 a i � （3.30b) 
= (Ci+C/)I (c,+c/)i . . • (c,+c/)i 
Note that the last element in I is a constant 1. 
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Since multiple solutions exists a good initial guess ensures a reasonable solution with fast 
convergence. Under all circumstances, any solution should be checked against device 
maximum ratings or existence of excessive negative voltage/current. 
For M=2 case, analytical solution for R�n=0 under 50% duty ratio with zero harmonic 
dissipation has been derived and given below: 
'lnr = Pho 
hu = ^ A o p= |_!Yl^ 
< f n where V 4 I,o (331) 
W = fi--lo r — P. 
y 2 J " 。 - 丁 
4 10 
/ i 2 , . = 2 W i o + - ^ o 
1 7T 
(3.31) serves a very good initial guess for the 2-harmonic case. 
#•*•* 
Once the reduced current vector I has been solved, the complete current vector I can be 
obtained through (3.28). The voltage responses are obtained through (3.12). Optimum 
load terminations can be evaluated by dividing the corresponding voltage/current 
components. System performance merit can be evaluated accordingly. 
To summarize, the optimization procedure derived in this sub-section can be used to 
optimize the load termination conditions under user specified harmonic power spectrum. 
The steps are outlined below: 
1. Given dc voltage bias Vio，Class-E conditions v^{Oj and ^ (optimally both set to 
zero), switch-capacitor parameters Ron and Cout. 
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2. Set the required harmonic power spectrum. 
f^ 
3. Solve the reduced current vector I in (3.30a) with the help of the gradient 
information provided by (3.30b). For 2-harmonic case, (3.31) serves as a good 
initial solution. 
4. Obtain the complete current vector 7 by (3.28) and voltage responses by (3.12). 
5. Evaluate other derived quantities such as optimum load terminations, efficiency 
and device stresses. 
3.3.3 Harmonic Reactance Approach 
The power approach described in previous sub-section is very useful for that designer can 
specify the complete harmonic power spectrum. Solution to (3.30a) requires iterative 
numerical searching. Even equipped with the powerful gradient information, the 
searching algorithms may still diverge if the initial guess is far from the desired solution. 
The 2 harmonic case is fortunate enough to have analytical solution under simplified 
conditions to serve as an initial guess. It cannot be generalized to higher harmonic cases. 
In these cases, the powerful feature to specify harmonic spectrum is sacrificed for ease of 
implementation. Jn contrast to the power approach, harmonic terminations are specified 
in this approach. Harmonic voltages are expressed in terms of the harmonic terminations 
and the harmonic currents. This together with the Class-E conditions specified in (3.20) 
is sufficient to solve the unknown current vector. System performance can then be 
evaluated accordingly. 
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Again, recall from (3.11a)， 
Vi„ = t ^ A m + 7 ^ n X + ( ^ 4 A o (3.32) 
m-l 
To suppress undesired n^ harmonic power, the principle of non-coexistence or phase-
quadrature requires the Class-E load network input port load impedance Z^ ^ at harmonic 
n be purely imaginary, i.e. 
Z i „ = jX^ 
^ Vu = j^nhn (3.33) 
Combining (3.32) and (3.33) and equating the real and imaginary parts results in two 
additional linear equations in terms of the current components: 
W n r h 0 + ¾ ^ + T^mr)hmr + ( " " _ • + T^mi)hJ+ ^nhni =〇 
二 （3.34) 
(XI)Jw + X K ^ - + ^ n . / K . . + (Sn.r-T,J^lJ-^nhnr = • 
m-\ 
When coupled with the Class-E conditions specified by (3.20), the set of linear equations 
sufficiently determine the current vector. 
Consider M non-zero harmonic currents, number of unknowns is 2M+1 (real and 
imaginary part + DC current components). On the other hand, for each additional 
harmonic considered, (3.34) generates 2 additional equations. Therefore, there are 2(M-
1) linear equations. The Class-E conditions in (3.20) specify 3 more equations. The 
system of linear equations is sufficiently determined because number of unknowns is 
equal to the number of independent equations. 
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For given harmonic reactances at undesired harmonics, the current components can be 
solved through the system of linear equations defined by (3.20) and (3.34). Voltage 
components are obtainable through (3.12). Optimum load terminations can be evaluated 
by dividing the corresponding harmonic voltage /current components. Other derived 
quantities such as output power and efficiency can be easily calculated. Like the usual 
practice, maximum device stresses and other time domain constrains such as the negative 
voltage/current for a particular device should be observed. 
The harmonic reactance approach to circuit optimization has the added advantage of easy 
implementation and a unique solution. The down-side of this approach is that the output 
power is not fully controllable. 
The two approaches can be combined by sweeping the harmonic reactance and noting the 
output power. When the output power is sufficiently close to the required level, the 
solutions generated by the harmonic approach can be used as the initial solution for the 
power approach. The combined approach ensures a good convergence while being able 
to meet the system requirement such as the output power level. 
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3.4 Summary 
A novel analysis method based on the harmonic balance technique has been developed 
and verified. The new formulation is capable of analyzing circuit performances with 
arbitrary load terminations, independent of their topology of implementation. 
Optimum Class-E conditions were re-expressed in frequency domain. Ideas of waveform 
shaping and harmonic tuning were therefore combined under the framework of frequency 
domain. 
The structure of the new formulation was further exploited to optimize the circuit 
performances. Two different approaches were proposed: 
The Power Approach is capable of synthesizing optimum load terminations to meet 
the output power requirements. Iterative searching algorithms assisted by exact 
gradient information are employed to solve the system of quadratic power 
equations. For 2-harmonic case, analytical solution for the lossless Class-E serves 
as a good initial solution to assist convergence. For general harmonic cases, 
convergence is the major concem. 
The Harmonic Reactance Approach avoids harmonic dissipation by explicitly 
specifying the load terminations at undesired harmonics to be purely imaginary. 
When coupled with the Class-E conditions, the system of linear equations relating 
the harmonic current components is sufficiently determined. Other derived 
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quantities such as the output power, efficiency, optimum load termination at the 
desired frequency can be uniquely determined. The Harmonic Reactance Approach 
suffers from its inability to control output power level. 
The advantages of both methods can be combined in a hybrid approach. The Harmonic 
Reactance Approach sweeps the harmonic reactances in search of possible solutions 
satisfying the output power requirement. The solution is then used as initial guess for 
further refinement by the Power Approach. 
Under all cases, maximum device stresses and other time domain constrains such as the 
excessive negative voltage/current should be observed. 
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Chapter 4 Performance Evaluations 
Previous chapter details the theoretical development of analysis and synthesis of Class-E 
circuit in frequency domain. Because of the existence of unavoidable tolerance in circuit 
fabrication, over-simplified assumptions made on theoretical development, power 
amplifiers which possess good performance and robustness may not be realized by the 
idealized optimum design. 
The purpose of this chapter is to study the effects of circuit variations on the performance 
of Class-E power amplifier. This is made possible with extensive application of the 
general analysis and synthesis capabilities inherent in the new formulation. 
Effects such as the non-zero tum-on resistance, frequency variations, load variations, 
harmonic terminations and packaging that are of primary interest to circuit designers will 
be investigated thoroughly. Other aspects such as the voltage and its time slope at tum 
on will be too abstract from designers' point of view and will not be studied explicitly in 
this chapter. Duty ratio of 50% is assured throughout the study for it is most economical 
to achieve at microwave frequencies. 
4.1 Benchmarks 
Before a detailed investigation, some benchmarks must be established for normalization. 
Obviously one such common reference is the conventional Class-E with zero tum-on 
resistance. For consistence with our nomenclature, the operation of the lossless Class-E 
will be re-established. Key functional characteristics will be set as common references. 
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The derivation of the lossless Class-E follows a similar but simpler procedure described 
in the previous chapter. The governing equations in frequency domain are given by: 
f � 
1 1 °° i^m9, jmdo 00 jmdg 
V i � = - ^ U ( A - ^ o f h o - I 7 A . + 欣 - ^ J I — A . (4.1) 
27TB 2 二 m 二 m 
m=-oo m="Oo 
卜 -风 -々”外 e , - o _j^,X 
2 ： ^ 1^0 "•“ 
L n jn � 
V - n ^ " ^ - l , ^ . - ^ . l (广〜叫2,* 一 (4 2) 
Mn — 0 „ 1 2 十 . 7!" o 2 ^1« ( (呼 .々 
2nB n jn 2n 
00 j{m-n)0, ^i{m-n)9g «= ^jmO^ S - ^ “ r ^ ^ / . - (e-购-e-J< ) I ^ / . 
mto m[m-n) 肌关0 rnn 
m9t±n m9t±rt /7j=-KX> =^—00 V y 
The optimum Class-E conditions of zero voltage and zero-sloping conditions are given 
by: 
• « jm9, 一 jme� 
h o = - ^ l - ^ " " — A . (4.3a) 
0,-0om^o rn 
m=-<^ 
I u > = - t / < I u n (4-3b) 
m^0 
m=oo 
For single tone output current case under 50% duty ratio, solution to (4.3a) and (4.3b) 
exists for n=odd only. This means that frequency doubler is not possible under 50% duty 
ratio. For amplifer case (n=l), the following results can be obtained through (4.1)-(4.3): 
Z i o = & = - 4 (4-4a) 
Ao 油 
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V , 1 � ！ \ - ; 2 t a n - -
Z, 1 二 ^ - — j27C + (4 + j7i)e 2 (4.4b) 
/ , i 2;7r5[ 
Because of 100% efficiency, (4.4a) implies: 
P, = 7:BV,l (4.5) 
(4.5) is similar to P— = ^ fCV^ which describes the power dissipation associated with 
discharging a capacitor C with voltage V at frequency f. Optimum Class-E conditions 
require the complete discharge of C _ to the load before tum on, rf power is completely 
transferred to the load. ln this sense, C _ functions as the power house where output 
power originates from. For a given voltage bias, the maximum operating frequency to 
achieve optimum Class-E is mainly limited by the device's current generating capabilities 
to discharge C_ completely before tum on. 
(4.4b) further indicates that the optimum fundamental load impedance is normalized to 
C_ through B = coC_. In contrast to all other classes of power amplifier, the optimum 
load is independent of the DC voltage bias. In microwave applications, C _ is 
necessarily the parasitic output capacitor intrinsic to power transistors. Once C _ is 
fixed, output power, optimum load impedance and maximum operating frequency are 
pre-determined. 
For convenience in the subsequent discussions, normalization to DC bias voltage 
Vjo = 1 and B = coC_ = 1 will be assumed throughout the chapter unless otherwise 
specified. The output power is also normalized to (4.5) by defining 
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pXdBe) = m o g ^ ^ (4.6) 
where P^  = actual output power in general cases 
For clarity, all normalized parameters will be underlined throughout the chapter. 
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4.2 Non-Zero Turn-on Resistance Variations 
While C^, functions as the virtual power house, Ron is the major power dissipator, 
especially for low voltage supply applications. The resultant effects on the output power 
and efficiency are shown in Figure 4.1. It is apparent that the optimum load to achieve 
Optimum Class-E conditions of zero voltage and zero-sloping is a function of Ron-
Figure 4.2 shows the variation of the optimum load normalized to the reactance of the 
output capacitor, i.e. —. As normalized Ron increases from 0 to 0.3356, the optimum 
B 
load, Zopt moves from its values predicted by (4.4b) towards the rim of the Smith Chart. 
For Ron greater than 0.3356, all input power will be dissipated on the tum-on resistor if 
Optimum Class-E conditions are to be observed. 
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Figure 4.2 Normalized Optimum Class-E Load 
It is interesting to note that the degradation of the output power and efficiency due to Ron 
is less profound with the load fixed by the value given in (4.4b). This implies that under 
large Ron, Optimum Class-E conditions are not necessarily to be observed for optimum 
efficiency and power. However, Ron is in general less than 0.05 for most microwave 
power transistors and the two cases shown in Figure 4.1 are almost undifferentiable. 
Figure 4.3 shows various voltage/current waveforms under different conditions. The solid 
lines on the left are voltage waveforms while the dashed lines represent their 
corresponding current waveforms. Case (1) denotes the lossless situation with Ron =0. 
Case(2) and case(3) show the switch waveforms for Ron =0.15. The voltage waveform in 
case(2) has been brought to zero voltage and zero-sloping with adapted optimum load. 
The corresponding switch current rises smoothly. Case(2) is more lossy due to a larger 
current which flows with larger i^ R loss in compare with case(3). In case(3), the load is 
60 
fixed by the value given in (4.4b). A large current spike results because Optimum Class-
E conditions are no longer observed. This can be detrimental to the long term reliability 
of microwave transistors. 
Under all cases, both output power and efficiency are severely degraded by non-zero Ron-
Switch Waveforms 
n9 
： A /、]^  
fV^:| 
0 n 2n 
Figure 4.3 Voltage/current waveforms with different loading 
conditions 
(1) Ron=0/ Load given by (4,4b) 
(2) Ron=0.15/ Optimum Class-E Load 
(3)Ron=0.15/ Load given by (4.4b) 
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4.3 Frequency Variation 
The usable bandwidth is another important figure of merit to optimize in power amplifier 
design. Zero-sloping in Optimum Class-E condition permits accidental timing mistakes 
by ensuring zero voltage in a small time neighborhood at tum-on. The timing error can 
be caused by faster/slower switching frequency. Therefore, Class-E power amplifier is 
broadband in nature. Figure 4.4 shows the effects of frequency variations on the output 
power and efficiency. Amplifier efficiency remains relatively high over a bandwidth of 
almost an octave. The output power suffers a moderate decrease as frequency increases. 
Effects of Frequency Variation 
. _ V ^ ., 
r \ \ _: 
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Frequency 
Fiffure 4.4 Output power and efficiency versus 
normalized frequency 
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The output power variations can be compensated with 2nd harmonic tuning. Figure 4.5 
shows both optimum fundamental load and 2nd harmonic termination necessary to 
achieve an ultra flat output power response of 0 dBe. In the figure, the 2nd harmonic 
termination is kept at purely reflective so as not to create power losses. The fundamental 
load is relatively inert to frequency variations. This implies that as long as the 2nd 
harmonic termination is kept close to open circuit, broadband power efficient Class-E 
amplification is possible with a load that exhibits a flat amplitude and phase responses. 
Li conventional series tuned Class-E configuration, the amplitude and phase responses of 
the fundamental load is limited by the high Q resonator. At microwave frequencies, the 
operating bandwidth of Class-E PA can be broadened by independent control of the 
fundamental load and higher harmonic terminations. 
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Figure 4,5 Optimum Load for Broadband Class-E PA 
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4.4 Fundamental Load Variations 
Power amplifier design will not be possible if the optimum load exists only as a single 
spot on the impedance plane. Due to unavoidable uncertainties inherent in microwave 
circuit fabrication, a knowledge of the grace region is far more important than an ideal 
abstraction of the optimum point. Rate of performance degradation in the neighborhood 
of the optimum point dictates the relative ease of circuit implementation and its tolerance 
to parameter uncertainties as well. 
.,.^ ^% #:^ i :,¾^¼ _Wh 
：- •/：• •/• • •/• • •/•. •..: •' L • • 1 ： I i lU'^ '/o j^-K-i-i 1 - ooxr^ >*^ n o ••.. _^p>^ ><-r"r..., '.j^..,. -/ •.}../ / . • 、. • /. •.. ： ： 1：: ： ::"riv;:':<-^ v:H-i 
_JJJ、^^^ 
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a) Output Power Contours b) Efficiency Contours 
Figure 4.6 Output power(dBe) / efficiency contours of 
ideal Class-E PA 
(Point A optimum power; Point B optimum efficiency) 
Figure 4.6 shows the output power/efficiency contours of the Class-E PA on the Smith 
Charts normalized to the reactance of the transistor's output capacitor. Point A/B denote 
the optimum power point and optimum efficiency point respectively. It is apparent that 
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the two do not coincide. Point A is within the 4dBe power contour while point B rests on 
the 0 dBe line. Ultra high efficiency can be achieved at a cost of roughly 4dB output 
power. The 90% efficiency contour is superimposed on the power contour. It is 
apparent that high efficiency can be achieved within a relatively large grace region. 
However, within the grace region, output power varies significantly. The goal is to 
achieve high output power by moving from point B towards point A while still within the 
efficiency objectives. 
The results shown in Figure 4.6 are somewhat too optimistic. The only loss mechanism 
accounted for is the l /2/CV^ loss associated with discharging the finite output capacitor. 
The performance contour can be refined to include the finite tum-on resistor Ron-
The Series of graphs in Figure 4.7 shows the effects of Ron on output power and 
efficiency contours. As Ron increases, both the optimum power point A and optimum 
efficiency point B relocate. Points A/B move further apart as a results of the increase of 
Ron- This makes it more difficult to achieve simultaneous high efficiency and good 
output power level. The situation is further aggravated by the simultaneous shrinking of 
the grace region surrounding points A and B. For Ron=0.01, 0 dBe output power level 
with 90% efficiency can be marginally achieved while Eon =0.02 achieve the same power 
level at 80% efficiency. Figure 4.7 III indicates that 80% efficiency can be achieved for 
a maximum power of -3dBe. The situation for Ron =0.04 gets worse, only -4dBe power 
can be achieved at 70% efficiency. 
The existence of non-zero Ron not only alters the optimum design as revealed in section 
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4.5 Harmonic Loading Variations 
Conventional Class-E power amplifier assumes open circuit terminations for all harmonic 
frequencies. Practical implementation of open circuit over 3 harmonics at microwave 
frequencies is a non-trivial task[40]. Parasitics such as package effects and microstrip 
junction effects may offset the open circuit presented to the intrinsic transistor. 
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Figure 4. 8 Output power (dBe) and efficiency as 
a function of 2°^ harmonic termination(Roa=0.02) 
Fortunately, optimum Class-E conditions may still be achieved under various harmonic 
terminations. Figure 4.8 shows the effects of 2nd harmonic loading on the Optimum 
Class-E PA performance. Figure 4.9 shows the relative harmonic voltage/current 
structure as a function of the phase of the 2nd harmonic reflection coefficient. 
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Ron =0.02 is assumed to show the dependency of efficiency on the 2nd harmonic load. 
More output power can be obtained with capacitive 2nd harmonic loading with a 
moderate degradation on efficiency. It can be observed that Optimum Class-E 
conditions can be achieved over a wide range of phase angle except when the 2nd 
harmonic phase approaches ±180°, corresponding to a short circuit termination. Load 
network input port second harmonic current increases drastically as the harmonic 
impedance approaches the short circuit point. Achievement of Optimum Class-E 
conditions depends on the transistor's capability to generate a large second harmonic 
current components. The ultimate implementation of Class-E PA will also depend on the 
relative size of the grace region under particular 2nd harmonic terminations. 
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The effects on performance contour as a function of 2nd harmonic termination is shown 
by a whole series of graphs in Figure 4.10. It can be observed that reactive 2nd 
harmonic termination offers the best efficiency with a reduced output power. High 
efficiency is maintained over a large grace region. On the other hand, susceptive 2nd 
harmonic loading delivers good output power but with very low efficiency. The grace 
region for efficiency is also typically very narrow. The open circuit termination offers 
the best compromise between power and efficiency. For Class-E operation, the short 
circuit point should be avoided. 
The effects of higher harmonics can also be examined similarly. However, their 
influences over power amplifier performances are relatively minor and will not be 
detailed further in this thesis. 
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4.6 Package and Other Effects 
Package and other parasitic effects such as bond wire and stray capacitance can be 
represented as an output two-port network in between the transistor's intrinsic terminal 
and the transistor's physical output lead where load can be connected as shown in Figure 
4.11. While theoretical predictions are made on the Transistor's Smith Chart, 
measurements and actual circuit design can only be accomplished on the Designer's 
Smith Chart. The two can be related through the transformation represented by the 
transistor's output two-port network. 
Transistor's Designer's 
Smith Chart Smith Chart • • 
Connected to 丨 丨 Connected to 
Transistor's Package Designer's 
_Jntrinsic As a Two-Port Load 
Terminal ^ , , , 
Network 
Figure 4.11 Package and parasitic effects as an 
output two-port network 
Figure 4.12b shows how the entire Smith Chart when seen from the designer's eyes can 
be transformed by the two-port shown in Figure 4.12a, and perceived by the transistor's 
intrinsic output terminal. 
74 
Conversely, with the same output two-port, the dash circle in Figure 4.12c represents a 
fictitious performance contour shown on the Transistor's Smith Chart. This 
performance contour appears dislocated and shrinking in size (solid circle) when 
perceived on the Designer's Smith Chart. 
The actual transformation depends on the characteristics of the transistor's output 2-port 
network. For microwave power transistors, the output capacitor and bond wire represent 
the major parasitics at the output port. While the output capacitor has been taken as part 
of the transistor model in Class-E PA design, the dominant parasitic left is the bond wire, 
which can be modeled as a transmission line. Therefore, the Transistor's Smith Chart 
can be related to the Designer's Smith Chart through a simple rotation. 
Other effects such as transistor input port drive, higher harmonic terminations and 
nonlinearity of the output capacitor all affects the ultimate performance contour in a 
moderate manner. For conceptual simplicity, uncertainties associated with these effects 
can also be absorbed into the output transformation 2-port. 
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4.7 Summary 
In this chapter, effects such as the non-zero tum-on resistance, frequency variations, load 
variations and harmonic terminations and package effects have been investigated 
thoroughly. The results provide an indispensable aid to circuit designers. 
Given a particular transistor, a knowledge of Cout and Ron allows the designer to estimate 
the performance bounds with regard to output power and efficiency. The operating 
bandwidth of the amplifier can be broadened with careful control of the amplitude and 
phase response of the load network. The performance contour also allows the designer to 
have a rough estimation of the relative ease of achieving a particular efficiency under a 
minimum output power requirement. For harmonic termination issues, the 2nd harmonic 
load should be kept away from the short circuit point to ensure proper Class-E operations. 
Package effects should also be taken into account for proper interpretation of the 
performance contours. 
Effects such as device stress have not been investigated. Time waveforms of 
voltage/current can be obtained through inverse Fourier Transforms. Device stresses 
such as maximum voltage, maximum current, and the existence of negative 
voltage/current can be noted. Further analysis of these time waveforms for a chosen load 
is warranted. 
With the extensive analysis results, and equipped with the capabilities for further 
investigation, designers can now predict, optimize and make trade-offs on Class-E power 
amplifer performance under general situations. 
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Chapter 5 Experiments 
This chapter pulls together all the theoretical works into a straightforward power 
amplifier design procedure. Four Solid-State power amplifiers operating from 500MHz to 
3.2 GHz , based upon MESFET and PHEMT devices were constructed to demonstrate 
the feasibility of the Class-E concept at microwave frequencies. 
To begin with, two definitions regarding efficiency deserve further clarification: 
1. Drain Efficiency, r|d is defined by: 
" 厂 } (5.1a) 
"dc 
2. Power Added Efficiency (PAE), r|add is defined by 
" « 拟 = ^ ^ (5.1b) 
^dc 
/^ „ 二 AvailablePower from Power Source 
where P^ ^^  = Fundamental Power delivered to Load 
Pdc = DC power consumption of the System 
Since part of the additional output power comes from an increased input power, PAE 
better describes the overall efficiency of the system. 
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The two are related by: 
f 1 A 
^add "\^~~^Jd (5.2) 
where G=Large Signal Power Gain of the PA 
For a large gain device, the two are approximately the same. In general, high drain 
efficiency does not necessarily imply high PAE. High PAE does requires the pre-
requisite of high drain efficiency. 
5.1 Design Methods 
The most popular approaches to power amplifier design are load-pull and nonlinear 
simulation. When nonlinear CAD tools are used, great care should be paid with regard 
to the accuracy and robustness of the large-signal nonlinear model of the active device. 
Since Class-E PA operates in a highly non-linear manner, the transistor may traverse 
through the cut-off region, the triode region and may even reverse conduct, the available 
large signal model should be able to model the operation at various possible regions. The 
extraction of such a model is very time consuming and requires some very expensive 
equipment. 
Experimental load-pull, on the other hand though can be cumbersome and labor 
intensive, it provides accurate information regarding the nonlinear operation of the device 
and is adopted in this study. The load-pull set up employed in this work have been 
implemented through the use of tuning stubs. 
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Figure 5.1 ExperimentaI load-pull setup 
Figure 5.1 shows the experimental setup for load-pull measurements used in this work. 
The PCB layout in the experimental setup is similar to the final circuit layout except with 
the presence of two tuning stubs. During load-pull measurement, both load and source 
impedance presented to the transistor can be varied by precision moving or cutting the 
tuning stubs, which are made from copper foil. The fixed circuitry in the PCB provides 
dc bias, harmonic impedance control and forms part of the fundamental frequency circuit. 
DC measurement (such as voltage and current) can be read directly from the Dual DC 
Power Supply or measured by additional DC voltmeters and ammeters. The spectrum 
analyzer serves as the power meter for measuring RF output power of the circuit. 
Attenuators are employed to provide power protection in case of possible oscillations. 
All Connection cables and attenuators are fully calibrated with a network analyzer. 
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5.2 500MHz ClasS'E PA 
p y s 
, 90。 二 ^ 90° ) 







Figure 5,2 500MHz Class-E PA schematic 
This experiment expands upon the work done by Z. B. Popovic in 1995[41]. Figure 5.2 
shows the schematic of the PA with Siemens CLY5 MESFET as the active device. The 
microstrips are all 50Q lines. Gate bias and drain bias are established through the 
quarter-wave shorted stubs. Input matching is done through l3 and l4. Output matching at 
fundamental frequency is done through lj and l2. Li theory, lj and h are required to match 
the 50Q load to the Optimum Class-E load given by (4.4b) which is re-stated below: 
Vn 1 � / �-y2tan-1I 
Z i i = 7 ^ = T ^ ;2;r + (4 + y;r> 2 (5.3) 
iji lKB 1^ 
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For the CLY5 MESFET, output capacitor Cout of 2.4pF to 2.6pF is assumed in the design. 
Figure 5.3 shows the optimum load impedance calculated from (5.3) as Cout varies from 
2.4pF to 2.6pF. Also shown in the figure is the fundamental and second harmonic load 
impedance presented to the drain terminal as lj and h range from 40° to 60°. It is 
fortunate enough that when lj and h range from 40° to 60°, both optimum fundamental 
load given by (5.3) and open circuit at second harmonic can be approximately achieved 
simultaneously. Given the uncertainties associated with fundamental load and second 
harmonic load impedance, higher harmonics are ignored. Class-E operation can be 
approximated with proper tuning of li and l2 within the 40° to 60° range. 
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Fiffure 5.3 Plot of optimum Class-E load, achievable 
fundamental and 2nd harmonic impedance 
(as li & ±2 vary between 40�to 60°) 
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In the work done by Popovic, the device was heavily saturated, and the input and output 
circuits were adjusted experimentally until max PAE was achieved. A maximum drain 
efficiency of 83 % with an output power of 550mW was claimed.[4r 
Li Popovic's work, only optimum design is presented. Designers have no idea of the PA 
performance in the neighborhood of the optimum load, with regard to the sensitivity of 
the optimum performance due to load variations. Should higher output power be 
desired, designers find no clues to trade between output power and efficiency. Li this 
experiment, we expand upon Popovic's work by providing additional load-pull contours. 
Since load-pull are performed using the topology shown in Figure 5.2, the load-pull 
results are directly applicable to designers. 
To enable complete load-pull measurement, electrical lengths of /； and l2 are transformed 
onto the Smith Chart shown on Figure 5.4. Measurements taken at various /； and h can 
then be related to the reflection coefficient on the Smith Chart. Meanwhile, arcs of 
constant lj and constant /2 can also be used as visual matching aide to match the 50Q 
load to particular load impedance required to achieve specific output power with specific 
efficiency shown on the load-pull contours. 
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During load-pull measurement, Vds is fixed at 6V while Vgs is set at the device's 
threshold of -2.6V. To ensure proper operation of the active device as a switch, the 
transistor was heavily saturated by pumping an input power of up to 27dBm into the 
device. Liput match was first arbitrarily set such that the device output power saturates 
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Figure 5,4 Constant li & 1�arcs on Smith chart 
(Solid line-Constant 1^ arc) 
(Dashed line=Constant l2 arc) 
for most of the tuning range of /； and l2. h and h were then varied in an increment of 5°. 
Output power and DC current consumption were recorded accordingly. 
84 
Figure 5.5 shows the measured output power and efficiency as a function of the input 
power level at a particular combination of /； and l2. It is apparent that both the output 
power and drain efficiency saturates at high input power level. As the output power 
saturates while input power continues to increase, PAE exhibits a peak. 
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Figure 5.5 Output power and efficiency at a 
particular output matching condition 
Maximum output power and maximum drain efficiency at each input power sweep were 
recorded as the saturated power and saturated efficiency for the particular combination of 
li and l2. Figure 5.6 shows the contour plots of both saturated output power and saturated 
efficiency as well as the theoretical prediction. 
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Figure 5.6 Power(dBm) and efficiency contours 
(measured and predicted) 
Theoretical predictions were made with assumed values of Cout=2.6pF and Ron=4^^. 
These set of values best fit the measured output power at the optimum efficiency. To 
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align the maximum output power contour of 30dBm on the Smith Chart, package and 
other parasitic effects were assumed to have perform a rotational effect on the designer's 
Smith Chart and the predicted contours (both output power and efficiency) were rotated 
by 25° counter-clockwise. By this action, the maximum efficiency contour were 
automatically aligned with the measurement results. 
The four contour plots show good correlation between measurement and theory. The 
largest discrepancy exist for the over optimistic prediction of the 80% efficiency contour 
by theory as expected. From Figure 5.3, it is apparent that for fundamental load to go 
beyond the constant reactance arc ofjx=0.5, the second harmonic impedance moves away 
from the open circuit point drastically. The problem is further complicated by the 
existence of package and other parasitic effects which make an accurate prediction of the 
second harmonic impedance presented to the intrinsic transistor very difficult, if not 
impossible. The shrinking of the 80% grace region depicted in Figure 5.6b is in 
accordance with the theoretical conclusion in section 4.5 which predicts the degradation 
of efficiency as a result of reduced second harmonic impedance. 
With the performance contours in Figure 5.6, trade-off can be made with regard to output 
power and efficiency. Optimum load can be identified on the Smith Chart. The required 
matching circuit parameters can be directly read from Figure 5.4. Liput circuit is then 
tuned for maximum large signal gain or for minimum retum loss. If necessary, output 
circuit can be fine tuned in response to changes in input circuit. The process can be 
repeated until optimum performance such as maximum PAE is achieved. 
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Figure 5.7 shows the photograph of a Class-E PA designed by the above procedure, 
fabricated on 0.9 mm thick FR4 substrate, with £r of 4.1. The output circuit is selected 
within the 80% efficiency contour. No efforts are made to optimize the output power. 
Finally, the input circuit is tuned for maximum gain. The output performance is shown in 
Figure 5.8. The PA demonstrates a saturated output power of 25.6 dBm, with 85% 
maximum drain efficiency and 79% maximum power added efficiency. 
i 
'/" > ii^ < /xJsv, * 1 , >, X y '>J ^‘®^>- i V^  fc" «' “ * ^ V f ‘‘ 
秦'A ‘ ^^"^^n^ 
‘^ ^' > >yi , •<,'、？ 9 > �'�c^"> jp-^*"^T^'v y *^ «•、々 》々 .： •:-::- ：：»:： ••••<•' .-?:..:.:. 是 
V f ‘ 
…，.'..〜:::." ^^ ^^ :,:¾ :::二口二 
•^時 t^yw>^_^y<^ *^*t>->^ev^ ,__,<vx<<tfy*->-w>*w*">M<w>^^^ ^^ t>>*^^ -e^ y**^  y^*v%vy^ 0^Hj| *^ >^ »'W«-»*T« <r**^ rjSW "^^ ^ «^{A^»f, «4V«t 
^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ B 
^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ m 
.、， 、 ^ . 、 ” 、、、^¾ X-"=- >. :、、:’ ‘、\广^(、‘\ •i)," : ,、、 i^、 '、•、•;,:.、-.：--" 
. - # & a ^ s i ^ S ^ i j | i i _ i : u ^ f e , < i ^ : i ^ ^ 2 ; i ^ - . 
， ％ ^ 瑪 ^ ^ ^ 4 . ； ^ 涵 闕 | 7 ^ : 、 . 
纖 _ ^ ^ ^ _ 稳 綱 , : . . • 
變 5 | | _ _ _ _ _ _ “ 
^ ^ i i P i # H m : . : ; : i > . 广 M^^ Ws:f.; ^^m^^rnm&:h 
4 、‘ ,.^'^ _ '?。〜 
:辦、從 ^^^*L^>^<^^^*"**^"^ * • “ ^ ^ ‘ “ - 。 … “ ‘ i ' -
r r : -^^--f^»7^ . * .峰对 ^ ^  -'汝 ^  ^ ^  - >' -效梦',〜^ 饭錄 
i:;;;p^t|iv:jj: ,|':;Ni^  I -^ ;.;5|;;i|;;,|; ?^ ,:^ ^^  5： -i:i S;, ;i :：；«-：；5|；；： !5.：. - . ！：• ,;s; v'• :¾!¾:;¾； 1;¾¾:': ： S；.：：；；.  IiXm^ §»SME9tiMM：. ;：：|：：：|；：;：|"；< 
s^^ <^ ,,C v-、、》、->V‘^ ^>V^<ow、,^ v« '^〉<C,;、-.xWv. r : ‘ - '~-'-~ ““ ‘-<.^^¾<¾-^^¾¾-^ 二‘’‘ 
Figure 5.7 Photograph of the 500MHz Class-E PA fabricated on 
0.9mm thick FR4 substrate with £r = 4.1 
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Figure 5.8 Amplifier output power and efficiency for the 500MHz 
Class-E PA fabricated on 0.9mm thick FR4 substrate with Sr = 4.1 
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5.3 1.8GHz PHEMT Class-E PA 
Recent advances in solid-state technology leads to the development of a large number of 
high performance devices, enabling the design of next generation high efficiency, high 
frequency power amplifiers possible. HBT and HEMT have emerged as valuable devices 
for microwave and mm-wave applications. This experiment report on the Class-E PA 
operation employing PHEMT as the sole active device. 
While PHEMTs share similar electrical characterisitcs as MESFETs, distinctive 
dissimilarities exist. The most striking aspect concerning large signal operation lies in 
the basic I-V curves. The maximum attainable drain-source current for PHEMTs can be 
as much as 75-100% above fcss. In contrast, MESFETs might show only 20-25% above 
loss with the same forward gate bias. Because of the shift in maximum output current, 
standard guidelines for PA design such as that given in [42] & [43] may have to be 
modified accordingly. A detailed investigation of the device's salient features and their 
associated implications on circuit operations, with regard to the I-V characteristics, gm 
profiles and high frequency behaviors can be found in numerous literature[44],[45]. 
Figure 5.9 shows the schematic of the 1.8GHz PHEMT Class-E power amplifier. The 
active device used is a 0.25^im PHEMT from Filtronic, LP1500P100. To simplify the 
design process, all microstrips are 5012 lines. Gate bias and drain bias are brought 
through the quarter-wave shorted stubs. While these quarter-wave shorted stubs are 
transparent at the fundamental frequencies, they have profound effects on the second 
harmonic impedance. Lidependent studies by M. Maeda[46], K. Jeon[47]and P.M. 
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White[48] concluded that suppression of source 2"^ harmonic voltage help reduces 
asymmetric distortion of the gate-source driving waveform which results from gate-
source non-linear input capacitance inherent in FET. Symmetric drive is crucial to proper 
timing of transistor tum-on and tum-off and hence proper suppression of source 2"^ 
harmonic voltage is conducive to efficiency enhancement as a result. Degree of drive 
distortion depends on the relative non-linearity of Cgs. Cgs of typical PHEMT shows a 
deep dependence on Vgs, hence short-circuiting source 2"^ harmonic impedance is 
expected to produce profound effects on efficiency enhancement especially for PHEMT 
devices[48]. For this reason, the quarter-wave shorted stub, si is brought to the gate as 
closely as possible to short-circuit the source 2"^ harmonic impedance. 
LP1500P100 T I 
^2=90^ /2 = 60^ I 
^ r r ： ^ I ^ . 
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Figure 5.9 1.8GHz PHEMT Class-E PA schematic 
In contrast to the circuit in Figure 5.2, explicit load 2"^ harmonic impedance control is 
accomplished through lj and the biasing stub l3 . Li this arrangement, open circuit at load 
2"d harmonic impedance is ensured irrespective of fundamental load tuning. This prevents 
possible degradation on efficiency grace region due to 2"^ harmonic impedance mismatch 
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as observed in section 5.2. 
While both source and load 2^ ^ harmonics are well under controlled, fundamental 
input/output matching are accomplished through s3 , s4 and 1^ ，1^  & Zg. Figure 5.10 
shows the arcs of constant 1^  &； 1^  overlaid on the Smith Chart, in relation to 
the fundamental load impedance seen from the transistor drain terminal. 
The location of the marked point where all constant 1^  & 1^  arcs converge to 
is controlled by Z, & l^ . While 1^  is set by load 2"^  harmonic requirement, 1^  is 
chosen so as to bring the convergence point to where optimum load is 
expected. For the LP1500P100, estimated C„^ , of 0.3pF to 0.5pF is assumed 
with an approximate value of R^ ^ of 1-2 Q. Optimum load can be calculated 
from (5.3). To allow greater tuning range, 1^  is set to 60°. Experimental 
adjustments can then be carried out in the neighborhood of the convergence 
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point until objective of optimum efficiency is achieved. 
To reveal more vital information of the power amplifier, extensive load-pull 
measurements were taken in this experiment. The transistor was biased at 
pinch off with V,=3V and Ids=5mA (-5% of 1 丽 ) . T h e load-pull procedure 
described in section 5.2 was repeated here with 1^  and lg varied in an 
increment of 5°. Figure 5.11 shows the performance contour with the 
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theoretical prediction in parallel. 
To best fit the maximum output power, C^^=0.42pF and R^^=2.2Q were 
assumed in the modeled contours calculation. To account for package and 
other output port parasitic effects, the theoretical performance contours were 
rotated counter clockwise so as to align with the measured maximum output 
power point. By this alignment, the modeled efficiency contour closely 
resembles that of measurements without any additional adjustments. 
The final circuit was then fabricated on 0.8mm (31 mil) thick Duriod 5870， 
with £r =2.33 . The output circuit was selected within the 90% drain efficiency 
contour, with a saturated output power of 21dBm. To facilitate the design 
process，input match was tuned for maximum power gain at low input power 
level. A photograph of the final circuit is given in Figure 5.12. 
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Figure 5.12 Photograph of the 1.8GHz Class-E PA fabricated 
on 0.8mm thick Duroid 5870 substrate with £r = 2.33 
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Figure 5.13a Output power and efficiency of the 1. 8GHz Class-E PA 
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Figure 5 .13b Output power and efficiency versus drain biasing voltage 
(input po^^r = 5dBm) 
Figure 5.13a shows the output power and efficiency at the nominal drain bias 
of 3V. The amplifier exhibits a maximum saturated power of 22dBm, with 
maximum drain efficiency of 93% and maximum PAE of88%. 
Figure 5.13b shows the output power as the drain bias varies. The output 
power shows typical square law dependency on drain bias voltage as 
indicated by (4.5). It is interesting to note that the drain efficiency of true 
Class-E operation is relatively less insensitive to bias variation. The reason 
is that optimum Class-E load is determined independent of the supply 
voltage [see (4.4)] as opposed to other classes of operation[42],[43]. This 
property can be further exploited for direct drain bias modulations using 
amplitude cancellation and restoration technique. 
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5-4 3.2GHz PHEMT Class-E PA 
The 3.2 GHz PHEMT Class-E PA is a frequency scaled version of the 1.8GHz PA 
described in the previous section. DC bias was maintained at Vds=3V with Ids=5mA. 
Figure 5.14a shows the saturated output power contour with the 65 % drain efficiency 
contour superimposed on the same figure. Idealized performance contours using derived 
quantities of Cout=0.42pF and R o n = 2 . 2 Q were shown in Figure 5.14b. The calculated 
performance contours were first counter-clockwise rotated so as to align with the 
measured maximum output power point. 
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Figure 5.14 Output power(dBm) / efficiency contour 
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The measured drain efficiency ranges from about 65%~70%. This is the maximum 
attainable efficiency with the fundamental tuning circuit shown in Figure 5.9. Although 
60%~70% represents a very high efficiency at microwave frequencies, theoretical 
prediction shown in Figure 5.14b indicates that a higher efficiency should be attainable. 
Performance degradation is mainly due to harmonic mismatch. 
Although explicit 2"^ harmonic open circuit is ensured at the drain terminal as shown in 
Figure 5.9, harmonic mismatch can still result due to distortions from package and other 
output port parasitics, especially at high frequencies. From Figure 4.8-4.10, it is obvious 
that reduction in efficiency can result from capacitive load (2"^ harmonic) termination. 
Although higher harmonic mismatches can also cause decrease in efficiency, their 
effects are relatively insignificant and will be ignored here[49],[50]. 
To bring the capacitive load (2"^ harmonic) impedance back to the open circuit point, the 
2"d harmonic compensation line /； (refer to Figure 5.9) has to be shortened. The 
fundamental output matching circuit l5 and l6 will then have to be modified accordingly. 
A new 3.2 GHz PA circuit was fabricated with /； shortened by 15°, i.e., li=30°. The 
fundamental output matching circuit /5 and /5 were then re-adjusted in the optimum 
efficiency region as indicated in Figure 5.14. Input circuit was then tuned for maximum 
power gain at low input power level. Figure 5.15 and Table 5.1 compare the performance 
of the two 3.2GHz PAs with and without load 2"^ harmonic re-adjustment. 
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Figure 5.15 Amplifier output power and efficiency 
(1……without load 2"^ harmonic re-adjustment) 
(2……with load 2"^ harmonic re-adjustment) 
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Table 5.1 Comparison of PA performance with and without 
load 2"d harmonic re-adjustement. 
Without load (2"^  With load (2"^  Improvement 
harmonic) re-adjustment harmonic) re-
adjustement 
Maximum Output 20.9 22 1.1 
Power (dBm) 
Maximum Drain 66 81 15 
Efficiency (%) 
Maximum PAE (%) 61 71 10 
I I I 
Tremendous improvements have been achieved by re-adjusting the load (2"^ second 
harmonic) impedance. Observations show that the biasing circuit, the matching circuit for 
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Figure 5.16 Photographs of the two 3.2GHz Class-E PAs 
(left without 2°^ harmonic readjustment) 
(right-with 2°^ harmonic readjustment) 
101 
5.5 Conclusions 
This chapter make extensive application of the theoretical guideline developed in earlier 
chapters in the process of designing 4 solid-state power amplifiers. State-of-the-art 
efficiency of around 80%-90% were achieved from 500MHz up to 3.2 GHz. The 4 
circuits show vivid illustration on application of the Class-E concept towards high 
efficiency microwave power amplifier design. Even though only 4 circuits were 
demonstrated, the design procedure is generic and designers can easily adapt it to their 
own applications. 
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Chapter 6 Conclusion and Recommendation for Future Work 
6.1 Conclusion 
This thesis describes the analysis, synthesis and optimization of high efficiency 
microwave power amplifiers based upon the Class-E concept. 
Previous reports on Class-E circuit analysis was mainly being carried out in time-
domain. This approach suffers from complicated set of non-linear time equations which 
are difficult to solve and understand. Besides, the analysis is only applicable to specific 
topology under specific implementation method. The complexity of algebra involved 
limit the use of Class-E circuits to a few very simple topology choice. Furthermore, 
incompatibility with frequency domain conventions in microwave community confined 
Class-E development to low frequency applications. 
Major contributions of this work include: 
• Development of a general frequency domain analysis method based on the harmonic 
balance principle for analyzing arbitrarily Class-E circuit independent of topology 
choice and method of implementation. 
• Formulation of the Class-E concept in frequency domain, in conjunction with the idea 
of harmonic tuning and waveform shaping towards high frequency high efficiency 
amplification. 
• Direct optimization of circuit performance by exploiting the special structuring of the 
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new formulation. Both analytical and numerical solutions for optimum Class-E 
operations were derived. 
• Extensive performance evaluations of Class-E circuit subject to various circuit 
parameter variations, such as finite tum-on resistance, frequency shift, load 
variations, harmonic loading and package effects. 
• Transform all theoretical works into a straightforward power amplifier design 
procedure. Four solid-state power amplifiers operating from 500MHz to 3.2GHz 
were constructed as a vivid illustration of the design procedure. State-of-the-art 
efficiency of around 80%-90% were achieved. 
6.2 Recommendation for Future Work 
• Further efficiency enhancement can be achieved through explicit 3rd harmonic 
impedance control. Designer should know what's to gain by terminating higher 
harmonic impedances in order to decide if extra performance is worth the extra 
complication. 
• Circuits other than amplifiers can also be studied. Frequency multiplier operation is 
feasible with proper control of fundamental output current. High efficiency oscillator 
may also be investigated with explicit feedback circuitry. 
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